As the expectations of physicians and patients have matured, the desire to utilize advanced CMOS technologies to provide increasingly sophisticated therapeutic and diagnostic capabilities has grown. This has pushed the high reliability implantable device business into the use of processes that are much more susceptible to soft error events than in the past. This paper discusses experimental and modeling results of logic upsets in a 0.25µm CMOS IC process.
INTRODUCTION
Modern implantable medical devices are now sophisticated computers capable of monitoring patient health in a variety of ways, and reacting to sensor inputs by delivering appropriate therapy. In addition, physicians have come to expect large volumes of diagnostic data storage to better understand the benefit of a given therapy, and tailor the device parameters for optimum performance. Device longevity and size requirements put significant constraints on available power, leading to very low supply voltages [1] . As CMOS technology has scaled, the collision of feature requirements and operating conditions have lead to an increase in soft error susceptibility in both SRAM and logic structures. This paper reports progress made in understanding scan-enabled flip-flop soft error performance of a 0.25µm CMOS technology, and the available design options for improvement. Vanderbilt University has built an extensive Technology Computer Aided Design (TCAD) modeling infrastructure capable of large-scale 3D simulation [2] , [3] . Transistor SPICE models, coupled with single-event charge transport models, were combined in a technique called mixed-mode simulation to provide upset susceptibility of a scan-enabled flip-flop constructed in 0.25µm CMOS technology, shown in figure 1. 
EXPERIMENTAL
Experiments conducted at the Sandia National Laboratories microbeam facility allowed accurate verification of sensitive nodes within the flip-flop. The microbeam scans a focused ion beam across a user-adjustable area, with the ion flux set such that at most one ion per beam position is incident on the sample [4] . Active clocking of the scan chain circuits of the device under test provided feedback to the microbeam controller, allowing positional information to be recorded for each flip-flop upset.
The experiments used a fully functional microprocessor design, containing on the order of 7,000 scan flip-flops. This created a challenge in real-time communication between the FPGA-based test system and the microbeam. The clock frequency did not allow for arbitrary locations within the scan chain to be probed with the ion beam, as flip-flops that were positioned near the beginning of the chain would not be read out rapidly enough at the end of the chain to allow a signal to reach the microbeam controller before the beam had moved on to another location.
To avoid this problem, the physical position of each of the flipflops in the scan chain was mapped, and only those that were close to the end of the chain (the last several hundred) were probed with the ion beam. In addition, only all-zeros or all-ones patterns could be used, to ensure that a changed state could be detected, without the need to know the initial data state of individual flip-flops. Figure 2 shows a large-area map of upset locations across a number of flipflops. The correlation of upset positions to flip-flops provided the initial feedback that the microbeam scan and experimental communication was functioning properly. Note that the upset locations occurred on either the left or right side of the flip-flops, and that the zero and one data state polarity is reversed for some flip-flops. The former characteristic is due to cell mirroring and rotation within the design, and the latter due to the automated digital design tool using inverted state flip-flops in some areas. The slight shift in upset clouds relative to the flip-flop locations is due to a small offset in the microbeam scan position scaling and rotation versus the IC die coordinate system. Subsequent experiments used a reduced microbeam scan area to target flip-flop 374, noted on figure 2. Several high resolution scans were used to probe the entire area of the flip-flop. Figure 3 shows the physical layout of the important transistor regions, along with the location of ion strikes that caused upsets. The sensitive regions correlate to the circuit elements identified in figure 1. The microbeam data clearly indicates that both PMOS and NMOS devices were sensitive for the particle species used in the experiments (36 MeV O 6+ , LET ≈ 6 MeV-cm 2 /mg), whereas the TCAD simulations did not identify any p-channel devices that were sensitive at this LET.
Further review of the layout shows that several of the p-channel devices have multiple transistor gate areas that fall within a single upset cloud. Figure 4 shows the location of the p-channel gates and well ties for the upset clouds, highlighted as light gray boxes, associated with the flip-flop zero state. In particular, transistors P3 and P5 are very close to each other, and fall well within a single upset cloud. Since the TCAD simulations were carried out in mixed-mode, where only a single transistor was modeled in 2-dimensions, with the remaining transistors represented as SPICE models, any charge sharing between adjacent transistors was not taken into account. In order to determine if the initial TCAD results of Table 1 were due to shortcomings of the mixed-mode environment, simulations were carried out with both P3 and P5 modeled as full TCAD devices. Figure 6 shows this representation and the subsequent electrostatic potential developed throughout the silicon after an ion strike.
From the results of figure 6, it is clear that the well and body potentials that would normally be present without the perturbation by a high energy ion, have been disrupted. 
HEAVY ION TESTING
Soft error performance improvements were undertaken through two modifications of the standard latch. In one design, additional well ties and active area guard rings were inserted around the vulnerable transistors. In a second design, a standard DualInterlocked CEll (DICE) topology was used [5] . A test chip with 32K latches of each design was fabricated in the same 0.25µm CMOS technology evaluated with the microbeam.
All three designs (standard, modified layout, and DICE) were tested at the heavy-ion beam cyclotron facility at Texas A&M University. Although implantable electronics will not be subjected to heavy ion environments, the Vanderbilt modeling process benefits from having cross-section data that is a result of direction ionization by the primary incident particle. This avoids having to unfold the physics of secondary nuclear events and their contribution to the measured cross-section in the initial assessment of the device response. Figure 8 plots the cross-section versus Linear Energy Transfer (LET) of each design. The modified layout design did not show significantly different performance than the standard layout, whereas the DICE latch, as expected, performed much better, especially at low LET values. A closer look at the modified versus standard layout performance reveals that there may have been some increased immunity to soft errors. Figure 9 shows the percent change in the mean cross-section versus LET for these two designs. Negative values indicate that the modified layout achieved a lower cross-section than the standard layout.
At low LET values, the modified layout exhibits a lower average cross-section than the standard design, whereas at high LET values the cross-section is slightly higher. This may be due to the ability of the guard rings and additional well ties to shunt electron-hole pairs created during the ion strike at low LET values, but an overall increase in sensitive area at higher LET values, where a larger current is generated from the ion strikes.
We have not evaluated this phenomenon any further, but the performance improvement, if it is real, is marginal at best, and points out the difficulty in using layout-only changes to reduce the upset susceptibility of modern CMOS technologies. Figure 10 shows a logical map of each of the 32K designs, and upset locations. Individual upsets are scattered randomly, whereas runs of 32 bits were noted in each design. We believe these upset strings are due to ion strikes in the reset circuitry of the test chip, which is buffered in groups of 32 flip-flops. Since the reset signal pushes zeros onto the flip-flops, any strike of the buffered signal will create an excess of zeros in the latches, and will be easily visible as errors when the initial state of the flip-flops is set to one. This increase is especially critical for the DICE latch, as it will substantially overestimate the error cross-section for that design.
SUMMARY
We have demonstrated flip-flop soft error performance improvement in a 0.25µm CMOS technology with the use of wellknown DICE circuit topology. Layout-only improvements with additional well ties and active guard rings were marginal, and are not considered beneficial enough to warrant production implementation.
Microbeam and heavy-ion experiments, coupled with mixedmode simulation were used to investigate the detailed behavior of the most common flip-flops used in production designs. Experimental setup and analysis were carefully performed on logic designs, where addressing and upset mechanisms are not as simple as SRAM designs. Accurate readout of scan chains, peripheral circuit buffering, and charge sharing all contribute to making understanding and improving logic circuit performance quite difficult.
We are currently in the process of optimizing the DICE latch for incorporation into the digital library, and will leverage the understanding we have gained to predict IC soft error rates on future designs.
